

High-performance CdS:P nanoribbon field-effect transistors constructed with high- κ dielectric and top-gate geometry

Di Wu, Yang Jiang, Li Wang, Shanying Li, Bo Wu, Xinzheng Lan, Yongqiang Yu, Chunyan Wu, Zhuangbing Wang, and Jiansheng Jie

Citation: [Applied Physics Letters](#) **96**, 123118 (2010); doi: 10.1063/1.3360206

View online: <http://dx.doi.org/10.1063/1.3360206>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/96/12?ver=pdfcov>

Published by the [AIP Publishing](#)

Articles you may be interested in


[High-performance chemical-bath deposited CdS thin-film transistors with ZrO₂ gate dielectric](#)
Appl. Phys. Lett. **105**, 052105 (2014); 10.1063/1.4892578

[High-performance ultraviolet-blue light-emitting diodes based on an n-ZnO nanowall networks/p-GaN heterojunction](#)
Appl. Phys. Lett. **103**, 021109 (2013); 10.1063/1.4813538

[Realization of graphene field-effect transistor with high- \$\kappa\$ HCa₂Nb₃O₁₀ nanoflake as top-gate dielectric](#)
Appl. Phys. Lett. **103**, 023113 (2013); 10.1063/1.4813537


[High-performance and room-temperature-processed nanofloating gate memory devices based on top-gate transparent thin-film transistors](#)
Appl. Phys. Lett. **98**, 212102 (2011); 10.1063/1.3593096

[Transport properties of single-crystal CdS nanoribbons](#)
Appl. Phys. Lett. **89**, 223117 (2006); 10.1063/1.2398891

The advertisement features a 3D cutaway of a mechanical part with a rainbow-colored stress or temperature distribution. The text 'Over 600 Multiphysics Simulation Projects' is prominently displayed in white and blue. A blue button with white text says 'VIEW NOW >>'. The COMSOL logo is in the bottom right corner.

Over **600** Multiphysics
Simulation Projects

[VIEW NOW >>](#)

 COMSOL

High-performance CdS:P nanoribbon field-effect transistors constructed with high- κ dielectric and top-gate geometry

Di Wu,¹ Yang Jiang,^{1,a)} Li Wang,² Shanying Li,^{1,3} Bo Wu,¹ Xinzheng Lan,¹ Yongqiang Yu,¹ Chunyan Wu,² Zhuangbing Wang,² and Jiansheng Jie^{2,b)}

¹*School of Materials Science and Engineering, Hefei University of Technology, Hefei, Anhui 230009, People's Republic of China*

²*School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, Anhui 230009, People's Republic of China*

³*Department of Chemical Engineering, Henan University of Urban Construction, Pingdingshan, Henan 467044, People's Republic of China*

(Received 23 November 2009; accepted 21 February 2010; published online 26 March 2010)

High-performance field-effect transistors (FETs) based on single phosphorus-doped *n*-type CdS nanoribbon with high- κ HfO₂ dielectric and top-gate geometry were constructed. In contrast to the nano-FETs that were fabricated on SiO₂/Si substrate with back-gate device configuration, the top-gate FETs exhibit a substantial improvement in performances, i.e., work voltage was reduced to a small value of within ± 5 V, the subthreshold swing was reduced to 200 mV/dec and the $I_{\text{on}}/I_{\text{off}}$ ratio was increased by about six orders of magnitude. The top-gate CdS:P nano-FET shows high sensitivity upon light irradiation, revealing that the top-gate FETs are promising candidates for nanoelectronic and optoelectronic applications. © 2010 American Institute of Physics.

[doi:10.1063/1.3360206]

One-dimensional group II-VI semiconductor nanostructures such as ZnS, CdS, and CdSe nanowires/nanoribbons (NRs) have attracted much attention in recent years owing to the unique optical and electrical properties derived from the quantum confinement effects and the large surface effects. They are promising building blocks for diverse device applications, including biosensors, energy conversion, nanoelectronics, and nanooptoelectronics.¹⁻³ As a fundamental unit in functional nanodevices, such as integrated circuits and display systems, the construction and integration of field-effect transistors (FETs) based on the semiconductor nanostructures have been intensively researched and great progresses have been achieved in the past decade.²⁻⁴ However, nano-FETs in current researches usually have a basic device structures, in which low- κ SiO₂ (~ 3.9) and heavily doped Si substrate are served as dielectric and global back-gate electrode, respectively, resulting in a poor device performance and low capability for large scale integration.

Contact resistance caused by interface defects and the work function mismatch is usually observed in the semiconductor devices. Large contact resistance will result in the device performance degradation and is needed to be eliminated for realizing high-performance devices. To reduce the contact resistivity, besides the use of contact metal with appropriate work function, doping to the semiconductors has been demonstrated to be an efficient way. By doping, the Schottky barrier between nanostructures and electrodes becomes thinner and lower, allowing the carriers pass through the barrier easier. As a result, the series resistance is decreased and the work current of the FETs could be enhanced.⁵⁻⁷ Further improvement of the device performance relies on the using of new dielectric materials as well as superior device structures.^{8,9} For instance, by using the

high- κ gate insulators, the gate can effectively modulate the channel conductance with relative thick dielectric film, thus decreasing the work voltage and meanwhile reducing the direct-tunneling leakage current.^{5,9} On the other hand, optimization to the device configuration is also critical to realize high-performance devices. Top-gate and even surrounding-gate FETs are widely studied for achieving this aim.¹⁰ The top-gate nano-FETs have many advantages over the conventional global back-gate devices, such as local gate biasing at low voltage, high speed switching, and high integration density.¹¹ Nevertheless, most of the efforts are devoted to carbon nanotubes (CNTs), oxide and III-V nanostructures so far, high-performance nano-FETs based on II-VI nanostructures remains a challenging issue.

Herein, we report the fabrication of top-gate nano-FETs with high- κ HfO₂ (~ 25) dielectric based on individual phosphorus-doped CdS NR. The CdS:P NR FETs shown excellent electronic and optoelectronic characteristics and have potential applications in nanoelectronics and optoelectronic devices.

To construct the top-gate nano-FETs from single CdS:P NR, the as-synthesized CdS NRs were uniformly dispersed on SiO₂ (300 nm)/p+Si (resistivity $< 0.02 \Omega \text{ cm}$) substrate. The source and drain electrodes were defined by photolithography and subsequently In (80 nm) and Au (20 nm) deposition in a high-vacuum e-beam system. Afterwards, additional photolithography process was used to define the pattern for the top-dielectric layer. High- κ dielectric of HfO₂ (30 nm) layer was then deposited by atomic layer deposition (Cambridge Nanotech, Savannah-200) to serve as the gate insulator. Eventually, the Au (20 nm) top-gate electrodes were fabricated on the top of the HfO₂ dielectric layer via the photolithography and e-beam evaporation. Electrical measurements were carried out at room temperature by using a semiconductor characterization system (Keithley 4200).

^{a)}Electronic mail: apjiang@hfut.edu.cn.

^{b)}Electronic mail: jsjie@hfut.edu.cn.




FIG. 1. (a) FESEM image of the as-synthesized CdS:P NRs. (b) HRTEM image and its corresponding SAED pattern of a typical CdS:P NR.

Figure 1(a) shows the SEM image of the as-synthesized CdS:P NRs, revealing that high-density brushy NRs were obtained in the substrates after 2 h growth. The CdS:P NRs have a uniform width of 0.5–1 μm , a thickness of ~ 30 nm, and a typical length of 30–60 μm . Moreover, HRTEM and the corresponding selected-area electron diffraction (SAED) pattern recorded along the [100] zone axis [Fig. 1(b) and its inset] indicate that the CdS:P NRs are hexagonal single crystals grown along the [001] orientation.

Schematic of the conventional back-gate nano-FET and the top-gate nano-FET are illustrated in Figs. 2(a) and 2(b), respectively. And Fig. 2(c) shows the SEM image of a typical top-gate nano-FET fabricated from an individual CdS:P NR with a channel length of 8 μm . To evaluate the effects of the dielectric materials and device configurations, both back- and top-gate devices are studied in this work for comparison. Figure 3(a) depicts the typical source-drain current (I_{DS}) versus bias voltage (V_{DS}) curves under varied gate voltages (V_{G}) from -25 to 5 V in a step of 5 V for a back-gate nano-FET. The linear curves reveal the good ohmic contact between the In electrodes and CdS:P NR. It is noted that the device exhibits the electrical characteristics of an n -channel FET. The n -type feature of the CdS NRs is most likely originated from the compensated donor defects such as S vacancies (V_{S}) and interstitial Cd atoms (I_{Cd}), which were induced by the high concentration P doping in CdS NRs. In contrast to the devices fabricated from CdS:P NRs, the devices based on intrinsic CdS NRs have very low conduction current ($<10^{-12}$ A) and almost no response to the gate voltage (figure not shown), indicating that doping is an efficient route to improve the device performance and which is particularly important for semiconductor nanostructures with low conductivity. Although the back-gate nano-FETs have shown obvious gating effect, the device performance is still too poor for practical applications: the work voltage of the device is




FIG. 2. (Color online) Schematic illustration of the back-gate (a) and the top-gate (b) CdS NRs FET. (c) SEM image of a representative top-gate device. The inset shows the enlarged SEM image of the FET channel.




FIG. 3. (Color online) Electrical transfer characteristics of the back-gate FETs (a) $I_{\text{DS}}-V_{\text{DS}}$ curves of the back-gate CdS NR FET measured at varied V_{G} from -25 to 5 V in a step of +5 V. (b) $I_{\text{DS}}-V_{\text{G}}$ curve at $V_{\text{DS}}=1$ V for the back-gate FET.

rather high (>25 V). Also a small $I_{\text{on}}/I_{\text{off}}$ ratio of ~ 10 and a low transconductance (g_{m}) of ~ 7.3 nS at $V_{\text{DS}}=1$ V can be deduced from Fig. 3(b). It is noted that the device cannot be fully depleted even at a large negative V_{G} of -25 V and the ON current for this device is smaller than 0.2 μA ($V_{\text{G}}=10$ V, $V_{\text{DS}}=1$ V). In addition, the electron mobility μ_{n} is estimated according to the equation, $g_{\text{m}}=dI_{\text{DS}}/dV_{\text{G}}=(Z/L)\mu_{\text{n}}C_0V_{\text{DS}}$ in the linear regime of $I_{\text{DS}}-V_{\text{G}}$ curve, where Z/L is the width-to-length ratio of the channel. The capacitance per unit area is given by $C_0=\epsilon\epsilon_0/h$, where ϵ is the dielectric constant (3.9 for SiO_2) and h is the thickness of the SiO_2 dielectric layer. Based on the above equations, $\mu_{\text{n}}\approx 14.8$ $\text{cm}^2/\text{V s}$ is deduced. The threshold voltage (V_{th}) of the device is roughly estimated to be about -14.3 V from the linear part of the $I_{\text{DS}}-V_{\text{G}}$ curve. On the other hand, subthreshold swing (S), which represents the increase rate of $I_{\text{DS}}-V_{\text{G}}$ curve and a small S is desired for high-speed switch, is an important parameter for an FET and this value can be determined by $S=\ln(10)[dV_{\text{G}}/d\ln I_{\text{DS}}]$. However, it is noted that the back-gate device in Fig. 3 shows very poor subthreshold characters and there is no obvious decline for I_{DS} in the subthreshold region, which leads to a large S of >25 V/dec.

Figures 4(a) and 4(b) depict the typical electrical transfer characteristics of the Au top-gate device, which show a remarkable improvement on the device performance as com-




FIG. 4. (Color online) Electrical and photoelectrical characteristics of a typical top-gate CdS NR FET. (a) $I_{\text{DS}}-V_{\text{DS}}$ curves of the FET measured with varied gate voltages from -2 to 8 V in a step of +2 V. (b) $I_{\text{DS}}-V_{\text{G}}$ curve at $V_{\text{DS}}=1$ V. (c) $I_{\text{DS}}-V_{\text{G}}$ curves measured in dark (solid line) and in light irradiation (dashed line), respectively, at $V_{\text{DS}}=0.3$ V. (d) Time response of the CdS:P top-gate FET to the pulsed incident white light measured at $V_{\text{G}}=-3$ V and $V_{\text{G}}=0$ V at $V_{\text{DS}}=0.3$ V. The linear scale view of the curve is shown in the inset.

pared with the back-gate device; working voltage for the top-gate device has decreased to a small range of ± 5 V. From the transfer characteristics ($I_{DS}-V_G$) [Fig. 4(b)], it can be deduced that V_{th} is about -1.45 V, I_{on}/I_{off} ratio is larger than 10^7 , and the transconductance value g_m is $\sim 0.87 \mu\text{S}$ at $V_{DS}=1$ V, leading to a mobility value of $27.4 \text{ cm}^2/\text{V s}$. ON current for the top-gate device has increased to $\sim 10 \mu\text{A}$ ($V_G=10$ V, $V_{DS}=1$ V). Significantly, the value of S has dramatically decreases to ~ 200 mV/dec. Although this value is still larger than the theoretical minimum value of 60 mV/dec for MOSFET, it is comparable to some of the best results reported for CNT, Si, and ZnO nano-FETs.¹²⁻¹⁴

From the above measurements, it is shown that the use of high- κ dielectric and top-gate geometry has led to a substantial improvement in the device performances for CdS:P NR FETs. The I_{on}/I_{off} ratio and the transconductance for the top-gate nano-FETs have been enhanced by approximately 10^6 and 10^2 times, respectively, as compared with the back-gate CdS:P NR FETs. Meanwhile, the work voltage has decreased at least five times and the ON current has increased about 50 times. As we known, low work voltage is much desired for the electrical devices to reduce the energy consumption. The advantages of high- κ dielectric in improving the device performances are evident, which affords high capacitance without relying on ultrasmall film thickness, leading to the large ON current, high ON/OFF ratio, small work voltage, and subthreshold swing value. On the other hand, in the top-gate nano-FETs, the conduction channel is fully encapsulated by the dielectrics (bottom by SiO_2 , top by HfO_2 in our case) and the gate coverage to be channel is higher, thus allowing stronger charge coupling between the gate and the channel, which also contribute to the performance improvement.

CdS is a promising material for visible light detection due to its primary band gap of 2.4 eV and high sensitivity.¹⁵ The light response of the top-gate FET is depicted in Figs. 4(c) and 4(d), which were recorded on the same device in Figs. 4(a) and 4(b). White light for microscope illumination served as the light source. From the transfer characteristics measured in dark (solid line) and in white light illumination (dashed line), respectively, it is seen that the V_{th} has shifted dramatically from -1.45 to -11 V due to the increased carrier concentration in the NR upon light irradiation. The increased carrier concentration is attributed to the electron-hole pairs that excited by incident phonons with energy larger than the bandgap of CdS.¹⁵ By fixing the V_G at an appropriate value ($V_G=-3$ V is selected here), a high response ratio of $I_{light}/I_{dark}=10^6$ is obtained, in contrast to the small value of ~ 10 when no gate voltage ($V_G=0$ V) is applied. Moreover, due to existing of a negative gate voltage, the accumulated carrier could be depleted as soon as the incident light is turned off, leading to a fast photoresponse and the fall time is <5 s for the top-gate FET [Fig. 4(d)]. Moreover, the CdS:P NR photodetector also exhibits excellent stability and reproducibility. In contrast, when no V_G is applied, the fall edge of the devices is composed of two following parts: a relative fast decay edge [marked by A in Fig. 4(d)] and a long decay tail (marked by B). The total fall time then increases to tens of seconds, which is obviously larger than the value of that when negative V_G is applied. We note that the fall time for

the top-gate FETs at negative V_G is larger than the previous report on the photodetectors based on the intrinsic CdS nanoribbons (<1 ms), whereas the response ratio is increased by about two orders of magnitude (10^6 versus 10^4).¹⁵ The higher concentration of defects and impurities in the P-doped CdS NRs is likely responsible for the lower response speed. The increased response ratio could be explained in terms of low contact resistance and higher sensitivity of the doped CdS NR to light.

In conclusion, high-performance nano-FETs based on individual NRs were constructed by using high- κ HfO_2 dielectric and top-gate geometry. In contrast to the conventional back-gate nano-FET, the work voltage for the top-gate nano-FET was reduced from larger than ± 25 V to a much smaller range of ± 5 V, the subthreshold swing was decreased from >25 V/dec to 200 mV/dec, the transconductance was enhanced from 7.3 nS to $0.87 \mu\text{S}$, and the I_{on}/I_{off} ratio remarkably increased from ~ 10 to $\sim 10^7$, respectively. Study on the photoresponse of the CdS:P top-gate FET reveals that the sensitivity and response speed could be dramatically improved by applying an appropriate negative gate voltage. The high-performance CdS:P NR FETs may have great potential in nanoelectronic and optoelectronic applications.

This work was supported by the financial supports from the National High Technology Research and Development Program of China (Grant No. 2007AA03Z301), the National Natural Science Foundation of China (Grant Nos. 20771032, 60806028, and 20901021) and Anhui Province (Grant No. 070414200), National Basic Research Program of China (Grant No. 2007CB9-36001), and Program for New Century Excellent Talents in University of the Chinese Ministry of Education (Grant No. NCET-08-0764).

¹R. Agarwal and C. M. Lieber, *Appl. Phys. A: Mater. Sci. Process.* **85**, 209 (2006).

²J. S. Jie, W. J. Zhang, Y. Jiang, and S. T. Lee, *Appl. Phys. Lett.* **89**, 223117 (2006).

³Y. Jiang, W. J. Zhang, J. S. Jie, X. M. Meng, X. Fan, and S. T. Lee, *Adv. Funct. Mater.* **17**, 1795 (2007).

⁴J. S. Jie, W. J. Zhang, Y. Jiang, and S. T. Lee, *Appl. Phys. Lett.* **89**, 133118 (2006).

⁵A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. McIntyre, P. Mceuen, M. Lundstrom, and H. J. Dai, *Nature Mater.* **1**, 241 (2002).

⁶B. Xiang, P. W. Wang, X. Z. Zhang, S. A. Dayeh, D. P. R. Aplin, C. Soci, D. P. Yu, and D. L. Wang, *Nano Lett.* **7**, 323 (2007).

⁷Y. Wang, Y. Jiang, D. Wu, Y. P. Sheng, L. L. Chen, G. H. Li, and J. S. Jie, *J. Nanosci. Nanotechnol.* **10**, 2010 (2009).

⁸J.-M. Lee, I.-T. Cho, J.-H. Lee, W.-S. Cheong, C.-S. Hwang, and H.-I. Kwon, *Appl. Phys. Lett.* **94**, 222112 (2009).

⁹X. H. Zhang, B. Domercq, X. D. Wang, S. Yoo, T. Kondo, Z. L. Wang, and B. Kippelen, *Org. Electron.* **8**, 718 (2007).

¹⁰Y. K. Park, A. Umar, S. H. Kim, J. H. Kim, E. W. Lee, M. Vaseem, and Y. B. Hahn, *J. Nanosci. Nanotechnol.* **8**, 6010 (2008).

¹¹P. C. Wu, R. M. Ma, C. Liu, T. Sun, Y. Ye, and L. Dai, *J. Mater. Chem.* **19**, 2125 (2009).

¹²Z. Y. Zhang, S. Wang, L. Ding, X. L. Liang, H. L. Xu, J. Shen, Q. Chen, R. L. Cui, Y. Li, and L. M. Peng, *Appl. Phys. Lett.* **92**, 133117 (2008).

¹³Y. Cui, Z. H. Zhong, D. L. Wang, W. U. Wang, and C. M. Lieber, *Nano Lett.* **3**, 149 (2003).

¹⁴P. C. Chang, Z. Fan, C. J. Chien, D. Stichtenoth, C. Ronning, and J. G. Lu, *Appl. Phys. Lett.* **89**, 133113 (2006).

¹⁵J. S. Jie, W. J. Zhang, Y. Jiang, X. M. Meng, Y. Q. Li, and S. T. Lee, *Nano Lett.* **6**, 1887 (2006).